ASML

Canvas Category Machinery : Special Purpose : Semiconductor

Website | LinkedIn | Video

Primary Location Veldhoven, The Netherlands

Financial Status NASDAQ: ASML

ASML is an innovation leader in the semiconductor industry. We manufacture complex lithography systems critical to the production of microchips, unlocking the potential of people and society by pushing technology to new limits.

Assembly Line

How ASML took over the chipmaking chessboard

đź“… Date:

✍️ Authors: Mat Honan, James O'Donnell

🏭 Vertical: semiconductor

🏢 Organizations: ASML


Yet in 2017, after an investment of $6.5 billion in R&D over 17 years, ASML’s bet began to pay off. That year the company shipped 10 of its EUV machines, which cost over $100 million each, and announced that dozens more were on backorder. EUV machines went to the titans of semiconductor manufacturing—Intel, Samsung, and Taiwan Semiconductor Manufacturing Company (TSMC)—and a small number of others. With a brighter light source (meaning less time needed to impart patterns), among other improvements, the machines were capable of faster production speeds. The leap to EUV finally made economic sense to chipmakers, putting ASML essentially in a monopoly position.

The next big idea for ASML, according to van den Brink and other company executives who spoke with MIT Technology Review, is hyper-NA technology. The company’s high-NA machines have a numerical aperture of .55. Hyper-NA tools would have a numerical aperture higher than 0.7. What that ultimately means is that hyper NA, if successful, will allow the company to create machines that let manufacturers shrink transistor dimensions even more—assuming that researchers can devise chip components that work well at such small dimensions. As it was with EUV in the early 2000s, it is still uncertain whether hyper NA is feasible—if nothing else, it could be cost prohibitive. Yet van den Brink projects cautious confidence. It is likely, he says, that the company will ultimately have three offerings available: low NA, high NA, and—if all goes well—hyper NA.

Read more at MIT Technology Review

ASML Shows Off $380 Million, 165-Ton Machine Behind AI Shift

đź“… Date:

✍️ Author: Cagan Koc

🏢 Organizations: ASML


ASML Holding NV is showing off its latest chipmaking machine, a €350 million ($380 million) piece of equipment that weighs as much as two Airbus A320s. The machine can print lines on semiconductors 8 nanometers thick, 1.7 times smaller than the previous generation. The thinner the lines, the more transistors you can fit on a chip. And the more transistors you can fit on a chip, the higher the processing speeds and memory. That’s why, ASML executives said, the system will prove essential for AI, a technology that is notorious for the intensity of the processing it requires.

Read more at Bloomberg

How an ASML Lithography Machine Moves a Wafer

How immersion lithography saved Moore’s Law

đź“… Date:

đź”– Topics: Lithography

🏭 Vertical: Semiconductor

🏢 Organizations: ASML


In December 2001, ASML researcher Jan Mulkens (now an ASML Fellow) attended an industry conference on 157-nanometer lithography in the United States where industry professionals came together to identify potential next steps. Their discussion honed in on adding a layer of purified water under the lens to sharpen the resolution, an optical phenomenon first discovered and harnessed by microscope pioneers Robert Hooke and Antoni van Leeuwenhoek, and first described for use in lithography by IBM in the 1980s. Jan and his colleagues realized that this optical technique could extend 193-nanometer lithography further, bypassing the industry’s burning challenge of trying to fix 157-nanometer lithography. Furthermore, by using water as the optical fluid, all of the existing optics, masks and photoresists could continue to be used. This was the best chance to keep Moore’s Law going.

“Projecting light through highly purified water would allow significantly smaller chip features to be printed, because the liquid allows the design of an optical lens that more accurately images the fine patterns on the wafer,” explains Jan. “But when we first started thinking about using this principle in a lithography machine, people found it odd. Water was associated with splashes, droplets and bubbles – would that really work in a complex and highly accurate imaging system?” Introducing water into the system that might not flow safely and securely through a hose appeared to be an impossible task.

Read more at ASML News

Imec and ASML sign Memorandum of Understanding (MOU) to support semiconductor research and sustainable innovation in Europe

đź“… Date:

đź”– Topics: Partnership

🏢 Organizations: ASML, imec


Imec, a leading research and innovation hub in nanoelectronics and digital technologies, and ASML Holding N.V. (ASML), a leading supplier to the semiconductor industry, today announce that they intend to intensify their collaboration in the next phase of developing a state-of-the-art high-numerical aperture (High-NA) extreme ultraviolet (EUV) lithography pilot line at imec.

The pilot line is intended to help the industries using semiconductor technologies to understand the opportunities that advanced semiconductor technology can bring and have access to a prototyping platform that will support their innovations. The collaboration between imec, ASML and other partners will enable the exploration of novel semiconductor applications, the potential development of sustainable, leading-edge manufacturing solutions for chip makers and end users, as well as the development of advanced holistic patterning flows in collaboration with the equipment and material ecosystem.

Read more at GlobeNewswire

⛓️ ASML says decoupling chip supply chain is practically impossible

đź“… Date:

✍️ Author: Cheng Ting-Fang

🏭 Vertical: Semiconductor

🏢 Organizations: ASML


“We do not believe in ASML that decoupling is possible. We believe this will be extremely difficult and extremely expensive,” Fouquet told Nikkei at the company’s headquarters. “It’s a matter of time until people realize that the only way to be successful in semiconductors is through cooperation.” The secret to ASML’s success, according to Fouquet, is its longtime collaboration with critical global suppliers such as Zeiss and Cymer and the support from its top chipmaking customers, Taiwan Semiconductor Manufacturing Co. and Intel.

The bulk of ASML’s production, meanwhile, is done in one place, its headquarters, and Fouquet said it will likely keep the majority – about 80% to 90% – of its production and integration there until at least 2026. “It’s very important for us to keep R&D and manufacturing together,” the senior executive said.

Read more at Nikkei Asia

Why The World Relies On ASML For Machines That Print Chips

The Extreme Engineering of ASML’s EUV Light Source

How ASML Won Lithography (& Why Japan Lost)

Moore’s Law Could Ride EUV for 10 More Years

đź“… Date:

✍️ Author: Alan Patterson

đź”– Topics: Extreme Ultraviolet Lithography

🏭 Vertical: Semiconductor

🏢 Organizations: ASML


ASML expects that chip makers ramping up production with the new technology initially will use 0.55 NA for a cost-saving single-expose EUV process for advanced wafer layers, while using multi-pattern 0.33 NA along with older lithography technology for more mature nodes. As the single-expose 0.55 NA technology reaches its limits, somewhere around six years from now, ASML predicts that chipmakers will once again resort to multi-patterning to reach even more advanced nodes with higher transistor densities. In the next few years, ASML’s introduction of 0.55 NA tools will help leading semiconductor foundries like TSMC overcome obstacles they are now encountering at the 3nm chip process technology node.

The Dutch company is the world’s lone supplier of EUV equipment. In 2010, ASML shipped the first prototype EUV tool to an undisclosed Asian customer. Semiconductor production today is divided into the EUV “haves” like Taiwan Semiconductor Manufacturing Co. (TSMC), Samsung and Intel, which make advanced chips for customers like Apple, MediaTek and Qualcomm. The EUV “have not” chip makers years ago threw in the towel at leading nodes, jettisoning the associated multi-billion dollar capital expenditures and focusing on improved profits from legacy production lines and products that benefit little or none from process shrinks.

Read more at EE Times

The $150 Million Machine Keeping Moore’s Law Alive

đź“… Date:

✍️ Author: @willknight

đź”– Topics: extreme ultraviolet lithography

🏭 Vertical: Semiconductor

🏢 Organizations: ASML


ASML’s next-generation extreme ultraviolet lithography machines achieve previously unattainable levels of precision, which means chips can keep shrinking for years to come.

ASML introduced the first extreme ultraviolet (EUV) lithography machines for mass production in 2017, after decades spent mastering the technique. The machines perform a crucial role in the chipmaking ecosystem, and they have been used in the manufacture of the latest, most advanced chips, including those in new iPhones as well as computers used for artificial intelligence. The company’s next EUV system, a part of which is being built in Wilton, Connecticut, will use a new trick to minimize the wavelength of light it uses—shrinking the size of features on the resulting chips and boosting their performance—more than ever before.

Read more at WIRED

TWINSCAN: 20 years of lithography innovation

đź“… Date:

đź”– Topics: Lithography

🏭 Vertical: Semiconductor

🏢 Organizations: ASML


“It was limited new technology, but what was a revolution about the TWINSCAN was the swapping of the stages,” says Bert. “Lots of things were normal developments, but that chuck swap was different. We just had to make it work.”

And thus, the TWINSCAN platform was born. TWINSCAN was the first – and is still the only – lithography system platform with two complete wafer table modules (or wafer stages). Wafers are loaded onto the wafer table modules alternately. When the wafer on table one is being exposed, another wafer is loaded on table two and then aligned and mapped. The tables then swap position so that the wafer on table two is exposed while the wafer on table one is unloaded. A new wafer is then loaded, aligned and mapped.

Read more at ASML News